Hi. I can help you with this.
You didn't state how you wanted it designed. What types of gates (I presume you wanted a gate-level design)? Did you need documentation of a Mealy or Moore automaton?
Please note offer of premium service. This is not just a quick toss-up question.
I am still awaiting your feedback. Also, you didn't indicate whether you want the clocked sequential nature to be implemented with D, T, SR, or JK flip-flops.
If you're still interested in having this assignment completed, I will be back in the morning, east coast U.S. time, approx. 1300 London time. Thank you for your patience and forbearance.
Good morning Bruce.
Firstly please accept my sincere apologies for not responding sooner, I posted the question from my workplace where I have my internet connection.
Regarding your clarification questions, I am assuming as basic as possible using PSpice, Asynchronous as stated in the question is hard enough for me to understand!
Gated output is stated in the question but I'd be guessing on what type, as long as I can show screen shots or print out of different phases of a working timer on PSpice I'm sure that would suffice.
Again, thank you for your assistance with this.
PSPICE? I'm a real engineer. I don't believe in it. I thought you wanted an ACTUAL CIRCUIT designed with, like, logic gates and flip-flops.
Was I incorrect?
I see you rejected the offer. I can't do all this within the committed scope. It's straightforward enough, but it's focused digital electronics expertise, not help-desk support. My apologies.
I'm an aged time served mechanical technician, this is all way above me, its just a university question, I hardly understand it at all, all I do know it has to be on PSpice as stated.
Does accepting the offer get me a PSpice answer or should I re-list the question and hope for the best?
I would relist and hope for the best.
That is, depending on what the role of PSPICE in this analysis is.
To simulate in PSPICE requires a lot more than just designing the circuit: I would have to select actual chips, fiddle with all the pin-outs, etc. That's a GREAT DEAL of work, not just a mathematical exercise in drawing some Karnaugh maps and reducing flip-flop input functions to minimal implicant expansions.
Is obvious how little I understanding I have of the subject, I was thinking that the attached circuit layout was the catalyst for the question and some basic fiddling from there on.
What can I say, thank you for your time.
I see you have been back here several times.
I would be delighted to design the circuit for you. I will leave the PSPICE simulation for someone else.
Doesn't anyone just build circuits in the lab any more out of actual gates on a breadboard?
You would have to create another task. Please list it under COMPUTER, NOT under HOMEWORK, so it goes to me or another putative digital expert, not to a schoolteacher!
Thank you for your patience and forbearance.
Good afternoon Bruce (BST)
Unfortunately I need to answer the question as written and not deviate into the real world, attached is my attempt so far which at present fails to function properly.
I appreciate your offer to do the right thing but it's not the actual answer to the question.
Who designed all that? What are U1 and U4 and such? We need DOCUMENTATION.
This could've been realized much more simply with SR flip-flops.
The reason? Remember the DON'T CARE state (S = R = 1) makes the Karnaugh maps simpler in general.